От: seamless_info@mentorg.com
Отправлено: 17 ноября 2004 г. 2:05
Кому: Michael Dolinsky
Тема: SoC Design and Co-Verification eNews
Seamless


Hello Michael

As you requested, following is your SoC Design and Co-Verification News Update featuring Platform Express™ for platform-based design, Seamless® for hardware/software co-verification, and Seamless ASAP for system optimization.




IN THIS ISSUE:


Events
»   Online Seminar Archives
»   UK Tools Forum

1st IEE EDA Tools Forum
November 16-17, 2004
London UK

Mentor Graphics will be presenting "Advances and developments in verification tools and methods."
 
»   Seminars

Attend A Free ModelSim and 0-In Assertions Seminar
  • Identify the root cause of failures
  • Improve debugging throughout your design
  • Integrated functional coverage measures completeness
RSVP and learn how to improve your productivity.
 
Technical Publications Available
  • New  Seamless Speeds Verification for Xilinx Virtex-4 and Virtex-II Pro FPGAs with Embedded IBM PowerPC Processors (written by Xilinx)
  • Optimizing the Design and Verification of Embedded Systems
  • Seamless Hardware/Software Co-Verification of FPGAs
  • Managing Design Complexity through High-Level C-Model Verification
Check out the entire archive of technical papers available.
 
Partner Highlight
LSI Logic
Mentor Graphics has recently released the ZSP500 PSP for LSI Logic. The ZSP Processing Solutions are complete and optimized DSP solutions for multimedia, voice, wireless and other applications requiring high performance signal processing. The ZSP product family includes an industry-leading roadmap of backward compatible DSP cores, standard products, comprehensive application software suites, bundled device/software packages and reference designs. The ZSP Solution Partners program enables customers to quickly and efficiently leverage DSP technology in their products. It is composed of the broadest third-party application and software portfolio in the licensable DSP market, including Mentor's Seamless Hardware/Software Co-Verification Processor Support Packages for the ZSP400 and ZSP500 cores. Additional information on ZSPs.
 
  Feedback
We would appreciate any feedback you have regarding this newsletter's content.
 
Return to Top
 



Best Regards,

Mentor Graphics Corporation
SoC Design and Verification Division
http://www.mentor.com/products/fv/hwsw_coverification/index.cfm



If you do not wish to receive future SoC Design and Co-Verification News updates,
update your subscription or reply to this email message with
"Optout dolinsky@gsu.by" in the subject.

Mentor Graphics 8005 SW Boeckman Road Wilsonville, OR, 97070, USA
800-547-3000 or 503-685-8000

Copyright© 2002 Mentor Graphics Corporation.
Mentor Graphics, Seamless, ModelSim and XRAY are registered trademarks of Mentor Graphics Corporation. C-Bridge and Platform Express are trademarks of Mentor Graphics Corporation. All other trademarks mentioned in this document are trademarks of their respective owners.